Bottom-gated thin-film transistors ͑TFTs͒ on glass substrates were fabricated using ZnO channel layer grown by metal organic chemical vapor deposition with two different gate dielectrics. The gate dielectrics employed were plasma enhanced chemical vapor deposition prepared Si 3 N 4 and SiO 2 /Si 3 N 4 bilayer stack. The TFTs employing SiO 2 /Si 3 N 4 bilayer gate dielectric exhibit a fieldeffect mobility of 17.5 cm 2 /V s and an on/off current ratio of 3 ϫ 10 7 . The TFTs using only Si 3 N 4 gate dielectric, on the other hand, show a lower field-effect mobility of 4.9 cm 2 /V s and a lower on/off current ratio of 2 ϫ 10 7 . The enhancement of device properties is attributed to a better c-axis crystal orientation, a larger grain size, and a lower density of point defects in ZnO films grown on the SiO 2 /Si 3 N 4 bilayer stack.
Zinc oxide ͑ZnO͒ thin-film transistors ͑TFTs͒ are one of the potential alternative devices for future active matrix flat panel displays [1] [2] [3] [4] [5] [6] [7] [8] due to their superior electrical characteristics and higher optical transparency compared to a-Si and poly-Si TFTs, the most commonly used devices for practical display manufacturing. Due to the increasing interest in the ZnO TFTs, various techniques, including molecular beam epitaxy, 1 sputtering, 2,3 pulsed laser deposition, 4 atomic layer deposition, 5 and metallorganic chemical vapor deposition [6] [7] [8] ͑MOCVD͒, are under investigation to realize ZnO channel layer of the TFTs. Among them, MOCVD has certain advantages, such as good reproducibility, capability of uniformly fabricating thin films of high quality, and the possibility of scaling up the process to commercial base production. 9 In addition to these merits, it may also be possible to use MOCVD technique to realize high electron mobility transistor-type TFTs based on heterostructures of ZnO and MgZnO. [10] [11] [12] Thus, there has been a strong interest recently to develop ZnO TFTs that employ channel layers grown by MOCVD. [6] [7] [8] The bottom-gated MOCVD grown ZnO TFTs reported by Jo et al. 6 exhibited a field-effect mobility ͑ FE ͒ of 15 cm 2 /V s and an on/off current ratio of 10 7 . These devices employed a SiO 2 gate insulator, but this material was thermally grown and therefore not suitable for glass substrates. Very recently, we have reported MOCVD grown bottom-gated ZnO TFTs with a silicon nitride gate dielectric, 8 exhibiting a FE of 6.5 cm 2 /V s and an on/off current ratio of 10 8 . For device applications of MOCVD grown ZnO TFTs, FE is one of the parameters which required improvement and higher values of FE are highly desirable. In bottom-gated ZnO TFTs, ZnO channel layer lies on top of the gate dielectric film. Therefore, the crystalline quality and structure of MOCVD grown epitaxial ZnO layer may be affected by the gate dielectric material. In a TFT using polycrystalline ZnO films as channel layers, it has been reported that the c-axis crystal orientation 13, 14 and grain size 8, 15 of the channel layers affect FE of carriers. This indicates that one key approach to improving carrier transport in TFTs is to obtain highly c-axis oriented films with large grains. The information on how different gate dielectric materials influence the quality of MOCVD grown epitaxial ZnO channel film and hence the performance of TFTs is not available in the literature. [6] [7] [8] For the ZnO films prepared by the radio-frequency magnetron sputtering method, while Hirao et al. 16 and Matsuda et al. 17 reported that films on SiO 2 layer showed better c-axis orientation and larger grains in comparison to those on Si 3 N 4 layer, Cross et al. 15 and Carcia et al. 18 reported the other way around. But, in the case of ZnO films prepared by MOCVD method, so far no information is available in the literature about whether SiO 2 or Si 4 N 4 layer is better for obtaining films with good c-axis orientation and large grain size. Studies carried out in our laboratory showed that the MOCVD films grown on SiO 2 layers have a higher c-axis orientation in comparison to films grown on Si 3 N 4 layers. Furthermore, the use of plasma enhanced chemical vapor deposition ͑PECVD͒ Si 3 N 4 as a dielectric in a TFT device is highly desirable because of its higher dielectric constant as compared to that of silicon oxide. Therefore, with a gate dielectric comprising both SiO 2 and Si 3 N 4 ͑SiO 2 on top of Si 3 N 4 ͒, one may be able to obtain better quality epitaxial ZnO films and simultaneously have the advantage of better dielectric properties of Si 3 N 4 film. We report the impact of Si 3 N 4 /SiO 2 double dielectric on the performance of MOCVD ZnO TFTs, which have not been reported in any archived literatures.
In this paper, we report on the fabrication and electrical characteristics of MOCVD grown ZnO TFTs on glass substrates using PECVD prepared two different gate insulators, Si 3 N 4 and SiO 2 /Si 3 N 4 bilayer stack. The TFTs using SiO 2 /Si 3 N 4 bilayer gate dielectric exhibit a significantly higher FE and a higher on/off current ratio.
Experimental
Fabrication of bottom-gated ZnO TFTs.-The substrates used for fabricating bottom-gated TFTs were 200-nm-thick indium tin oxide ͑ITO͒ coated Corning 1737 glass plates ͑Delta Technologies Ltd.͒. The ITO acts as the gate electrode for the TFTs and it had a sheet resistance in the range of 4-8 ⍀/ᮀ. First, the ITO gate electrodes were defined by wet etching using LCE-12k ͑ITO etchant, Cyantek Corporation͒ solution at 45°C. Next, about 100-nm-thick Si 3 N 4 gate dielectric layer was deposited by PECVD ͑Oxford Instruments, Plasmalab System 100, UK͒ using SiH 4 ͑diluted SiH 4 : 5% SiH 4 and 95% N 2 ͒, NH 3 , and N 2 gases at 300°C, with pressure = 650 mTorr and power = 30 W. The flow rate of SiH 4 /NH 3 /N 2 was 400/20/600 sccm. The refractive index of the silicon nitride measured using an ellipsometer at a wavelength of 632.8 nm is 1.98. This value is close to the refractive index of stoichiometric films. 19 After this, the samples were divided into two sets. On one set of samples, about 5-nm-thick SiO 2 layer was deposited by the PECVD using SiH 4 and N 2 O gases at 300°C, with pressure = 1000 mTorr, power = 20 W, and SiH 4 /N 2 O flow rate of 100/800 sccm. For this set of samples, the gate dielectric was SiO 2 /Si 3 N 4 double layer ͑SiO 2 on Si 3 N 4 ͒, while it was only Si 3 N 4 for the other set. The measured refractive index of the SiO 2 film is 1.465, and this value is comparable to that of thermally grown stochiometric SiO 2 films. The remaining device fabrication steps were common for both sets of samples.
Next, ZnO channel layer was grown using an MOCVD vertical z E-mail: jjang@gist.ac.kr reactor ͑ZEUS230G, Sysnex, Korea͒. Diethylzinc ͑DEZn͒ and oxygen were employed as the sources of zinc and oxygen, respectively. The DEZn source was kept at 0°C and high purity ͑99.999%͒ Ar was used as its carrier gas. The flow rates of DEZn and oxygen were 13.4 and 3.3 ϫ 10 5 mol/min, respectively. The reactor pressure was set at 50 Torr and the growth temperature was 450°C. The growth time was 25 min. The growth kinetics of the ZnO films is described in the following section.
The ZnO channel was subsequently patterned by wet etching using HCl:HNO 3 :H 2 O ͑4:1:200͒ solution. The source/drain electrodes were next formed with E-beam evaporated Ti/Pt/Au ͑20/30/150 nm͒ metal layers by lift-off process. The TFT fabrication process was completed with the opening of contact windows to access the bottom ITO gate electrode. This was done by plasma etching of the silicon nitride film with CF 4 /O 2 gas mixtures. Schematic cross-sections of the fabricated TFTs with Si 3 N 4 and SiO 2 /Si 3 N 4 bilayer gate dielectrics are shown in Fig. 1a and b, respectively. The electrical characteristics of the fabricated TFTs having a channel length ͑L͒ of 20 m and a width ͑W͒ of 200 m were measured using a semiconductor parameter analyzer ͑HP-4155A͒. The structural properties of the ZnO films were evaluated using X-ray diffraction ͑XRD; Rigaku, D/MAX-2500, Japan͒ with a Cu K␣ X-ray source. The surface morphologies of the ZnO films were investigated by atomic force microscopy ͑AFM͒ in noncontact mode with a XE-100 ͑PSIA, Korea͒. A scanning electron microscope ͑Hi-tachi S-4700͒ was used to observe the cross-sectional structure of ZnO films. Photoluminescence ͑PL͒ measurements were performed at room temperature using a fluorescence spectrophotometer ͑Hita-chi F-7000͒ equipped with a 150 W xenon lamp and at an excitation wavelength of 325 nm.
Results and Discussion
Growth kinetics of ZnO films on Si 3 N 4 and SiO 2 /Si 3 N 4 layers.-The thickness of the ZnO films on both Si 3 N 4 and SiO 2 /Si 3 N 4 layers, measured using the Alpha-step 500 Tencor surface profiler, is about 2500 Å. This indicates that the growth rate of the ZnO film is the same in both cases, and it is nearly 100 Å/min. The SEM images of ZnO films grown on the SiO 2 /Si 3 N 4 bilayer and Si 3 N 4 layer are shown in Fig. 2 . As seen in the figure, both the films have a similar well-aligned columnar structure. Also, it is obvious that surface of the ZnO films is not so smooth for both cases.
From the AFM data ͑see Fig. 6͒ , it is observed that the ZnO films grown on the Si 3 N 4 layer have smaller grain size and lower surface roughness than the films grown on SiO 2 /Si 3 N 4 bilayer. This can be explained in the following way. Compared with PECVD SiO 2 films, the Si 3 N 4 film surfaces have higher density of Si dangling bonds. 19, 20 When the substrate surface has a high density of dangling bonds, atoms coming from a vapor phase may have a larger number of sites where they form bonds. In other words, the high density of surface dangling bonds reduces the mobility of adatoms, thereby decreasing the surface roughness and the grain size of ZnO films. 21, 22 This explanation is consistent with our previously published result that the grain size of ZnO films grown on the Si-rich Si 3 N 4 layer is smaller than that of the films grown on the N-rich Fig. 3b . The subthreshold slope, S, defined as the gate voltage required to increase the drain current by a factor of 10, is given by 24 
S = dV GS d͑log I D ͒ ͓1͔
The subthreshold slope extracted at the steepest point of the transfer plot is 1.09 V/decade. From the subthreshold slope, maximum density of states ͑N s max ͒ present at the interface between the ZnO channel and SiO 2 /Si 3 N 4 bilayer gate insulator can be calculated using the following equation 25 
N s
where k is the Boltzmann constant, T is the temperature, C i is the gate insulator capacitance per unit area, and q is the unit charge. The extracted N s max is 5.87 ϫ 10 12 /cm 2 . The on-current and off-current are estimated as the maximum and minimum drain currents, respectively, observed on the transfer characteristics. From Fig. 3b , it can be seen that the off-current is 20 pA and the on-current is 627 A, and the resulting on/off current ratio is 3 ϫ 10 7 . The turn-on voltage ͑the gate voltage at which the drain current begins to rise in a transfer curve͒ obtained from Fig. 3b is −5.0 V. The field-effect mobility ͑ FE ͒ and threshold voltage ͑V TH ͒ of ZnO TFTs operating in the saturation region are estimated from the plot of ͑I D ͒ 0.5 versus V GS curve using the following current equation
͓3͔
The estimated FE and V TH of the TFTs are 17.5 cm 2 /V s and 6.8 V, respectively. current are 10 pA and 214 A, respectively, and the resulting on/off current ratio is 2 ϫ 10 7 . The FE and V TH estimated using Eq. 3 are 4.9 cm 2 /V s and 6.25 V, respectively. A comparison of the performance of ZnO TFTs shows that device parameters of the ZnO TFTs using the SiO 2 /Si 3 N 4 bilayer gate dielectric are better than those of the TFTs using only Si 3 N 4 gate insulator. The TFTs with the bilayer dielectric exhibited 3.5 times higher FE and 1.5 times higher on/off current ratio in comparison to those of TFTs using only Si 3 N 4 gate insulator. To our knowledge, the value of FE obtained here is the highest reported to date for the bottom-gated ZnO TFTs using channel layers grown by an MOCVD method. The obtained on/off current ratio value is comparable with the reported values. [6] [7] [8] However, improvement in the subthreshold slope and operating voltages is required for device applications. The results obtained in this work indicate that the electrical characteristics of ZnO TFTs grown by MOCVD method can be improved by introducing a SiO 2 buffer layer on top of Si 3 N 4 . From the authors' point of view, the improvement of MOCVD grown ZnO TFTs is very interesting to the readers who are actively working on improvement of material quality and device performance by means of MOCVD growth and additional gate dielectric design.
Characteristics of ZnO TFTs with Si
In order to find the reasons for better performance of TFTs using SiO 2 /Si 3 N 4 bilayer gate dielectric, XRD, AFM, and PL measurements were performed on ZnO films grown on SiO 2 /Si 3 N 4 and Si 3 N 4 layers. The XRD spectra of the ZnO films are shown in Fig. 5 . The magnified version of the XRD spectra from 33°to 37°is shown in the inset of Fig. 5 . Both the films show one strong peak at 34.5°c orresponding to ͑0002͒ planes of ZnO, and the other peaks in the XRD spectrum are due to the ITO film. 27 This indicates that the films are highly c-axis oriented. 28 However, the intensity of the ͑0002͒ diffraction peak of ZnO films grown on the SiO 2 /Si 3 N 4 layer is higher than that on the Si 3 N 4 layer by a factor of about 2. This increase in the ͑0002͒ peak intensity indicates better film crystallinity and/or c-axis crystal orientation. [29] [30] [31] [32] But, both the films show almost similar full width at half-maximum values of 0.28°, indicating that the films have similar crystallinity. The increase in the XRD intensity may be due to difference in the ZnO thicknesses. But, both samples have similar ZnO thickness values of about 2500 Å. The enhancement of peak intensity, therefore, can be attributed to better c-axis crystal orientation. 14, 31, 32 It is believed that for efficient charge transport in TFTs along the semiconductor channel length, the most favorable ZnO crystal orientation would be the one with its c-axis perpendicular to the substrate. 33 Thus, better c-axis crystal orientation can be one of the reasons for the higher FE of TFTs using bilayer gate dielectric because any nonalignment of grains can degrade lateral movement of carriers. The dependence of FE on c-axis crystal orientation of ZnO films ͑increase in FE with crystal orientation͒ has previously been noticed in the case of ZnO TFTs prepared by a solution process. 13, 14 The AFM images of the ZnO films, grown on SiO 2 /Si 3 N 4 and Si 3 N 4 layers, taken over a scanning area of 1 m ϫ 1 m are shown in Fig. 6 . As can be seen from Fig. 6 , both the films reveal polycrystalline morphology, but size and uniformity of grains are different in the two cases. While the ZnO films on SiO 2 /Si 3 N 4 bilayer show uniform grains ͑Fig. 6a͒, the films on Si 3 N 4 layer exhibit nonuniform grains ͑Fig. 6b͒. The average grain size of the ZnO film grown on the SiO 2 /Si 3 N 4 bilayer is 175.94 nm, and it is larger than that of the ZnO films grown on the Si 3 N 4 layer ͑114.75 nm͒. Consequently, there are fewer grain boundaries along the transistor channel for the TFTs using the SiO 2 /Si 3 N 4 bilayer. We believe that this can be another reason why TFTs with the SiO 2 /Si 3 N 4 bilayer gate dielectric show higher field-effect mobility ͑17.5 cm 2 /V s͒ than TFTs with the Si 3 N 4 gate dielectric ͑4.9 cm 2 /V s͒. This is consistent with the theory presented by Hossain et al., 34 who suggested that grain boundaries can create Schottky barriers and limit the mobility of charge carriers. The dependence of FE on ZnO film grain size ͑increase in FE with grain size͒ has been previously reported for ZnO TFTs prepared by solution process 35 and sputtering 36 methods. It has been previously reported that the smoothness of the ZnO channel layer directly affects the FE of ZnO TFTs. 37, 38 The rootmean-square ͑rms͒ surface roughness values obtained from the AFM images ͑shown in Fig. 6͒ with the experimental result that TFTs using SiO 2 /Si 3 N 4 bilayer exhibit higher FE . The surface smoothness of the gate insulator too directly affects the FE of ZnO TFTs. 39, 40 The rms surface roughness values obtained from the AFM data ͑not shown here͒ for the SiO 2 /Si 3 N 4 and Si 3 N 4 layers are 2.82 and 2.07 nm, respectively, indicating that the Si 3 N 4 layer surface is smoother than the SiO 2 /Si 3 N 4 bilayer surface. This observation too is not consistent with the experimental results of the ZnO TFTs.
The defects in ZnO films affect the carrier mobility in ZnO films 40, 41 and the performance of ZnO TFTs. 18, [43] [44] [45] This is because the defects act as carrier scattering centers. The PL technique has been used to characterize defects in ZnO films. 18, 41, 42, 45 Figure 7 shows the room-temperature PL spectra of the ZnO films grown on the SiO 2 /Si 3 N 4 bilayer and Si 3 N 4 layer. From the figure, it is clear that the spectra consist of a strong emission at around 380 nm and a weak broad emission band in the visible region ͑425-500 nm͒. The peak around 380 nm is the band edge emission, the so called UV luminescence. The visible emission is due to intrinsic defect states in the ZnO films, such as oxygen vacancy, interstitial zinc, and related defects. [46] [47] [48] These defects will reduce the FE of ZnO TFTs. Generally, the intensity ratio of the UV emission band to visible emission band is considered to be a measure of the quality of ZnO materials. The intensity ratio is higher for the ZnO film grown on the SiO 2 /Si 3 N 4 than for the film on Si 3 N 4 , suggesting a lower concentration of defects in the ZnO film grown on SiO 2 /Si 3 N 4 layer. Also, it is generally accepted that the intensity of visible emission in PL reflects the concentration of defects in ZnO. Compared with the ZnO film grown on the Si 3 N 4 layer, the film grown on the SiO 2 /Si 3 N 4 layer exhibits a lower visible region luminescence. Defect states are present at the grain boundaries, and therefore, fewer number of grain boundaries ͑due to larger grain size͒ in the case of ZnO films grown on the SiO 2 /Si 3 N 4 bilayer can be responsible for the lower density of defects. 8, 15, 34 The lower concentration of point defects in the ZnO film grown on the SiO 2 /Si 3 N 4 layer can be another reason for the better performance of ZnO TFTs employing the bilayer gate dielectric.
The information regarding the grain size, c-axis crystal orientation, and defect density for the ZnO films are consistent with the experimental results of the ZnO TFTs. On the other hand, the surface roughness data for the channel layer and gate insulator are not consistent with the experimental results of the ZnO TFTs. Hence, the higher FE exhibited by the ZnO TFTs using SiO 2 /Si 3 N 4 bilayer gate dielectric layer can be attributed to highly c-axis oriented ZnO films with a larger grain size and a lower density of point defects.
Conclusions
The incorporation of SiO 2 buffer layer on top of Si 3 N 4 enhances the characteristics of bottom-gated TFTs using MOCVD grown ZnO channel. For TFTs using SiO 2 /Si 3 N 4 bilayer gate dielectric, the field-effect mobility is higher by 3.5 times and the on/off current ratio is higher by 1.5 times in comparison to those of TFTs using only Si 3 N 4 layer. The improvement in the device performance is attributed to the better c-axis crystal orientation, larger grains, and lower concentration of point defects in ZnO films grown on the SiO 2 /Si 3 N 4 bilayer. This result suggests that SiO 2 /Si 3 N 4 bilayer is a potential candidate for the gate dielectric material of high performance bottom-gated TFTs using ZnO channel layers grown by MOCVD method. 
